

**Dual 10-bit, +3.3V, 260+MSPS, High Speed D/A Converter**

The ISL5727 is a dual 10-bit, 260+MSPS (Mega Samples Per Second), CMOS, high speed, low power, D/A (digital to analog) converter, designed specifically for use in high performance communication systems such as base transceiver stations utilizing 2.5G or 3G cellular protocols.


This device complements the ISL5x57 and ISL5x27 families of high speed converters, which include 8-, 10-, 12-, and 14-bit devices.

**Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #	CLOCK SPEED
ISL5727IN	-40 to 85	48 Ld LQFP	Q48.7x7A	260MHz
ISL5727EVAL1	25	Evaluation Platform		260MHz

**Pinout**

ISL5727  
(LQFP)  
TOP VIEW




**Features**

- Low Power . . . . . 233mW with 20mA Output at 130MSPS
- Adjustable Full Scale Output Current . . . . . 2mA to 20mA
- Guaranteed Gain Matching < 0.14dB
- +3.3V Power Supply
- 3V LVCMOS Compatible Inputs
- Excellent Spurious Free Dynamic Range (70dBc to Nyquist,  $f_S = 130\text{MSPS}$ ,  $f_{OUT} = 10\text{MHz}$ )
- UMTS Adjacent Channel Power = 65dB at 19.2MHz
- EDGE/GSM SFDR = 83dBc at 11MHz in 20MHz Window
- Dual, 3.3V, Lower Power Replacement for AD9763


**Applications**

- Cellular Infrastructure - Single or Multi-Carrier: IS-136, IS-95, GSM, EDGE, CDMA2000, WCDMA, TDS-CDMA
- BWA Infrastructure
- Quadrature Transmit with IF Range 0–80MHz
- Medical/Test Instrumentation and Equipment
- Wireless Communication Systems

Typical Applications Circuit



Functional Block Diagram



**Pin Descriptions**

PIN NO.	PIN NAME	PIN DESCRIPTION
11, 19, 26	AGND	Analog ground.
13, 24	AVDD	Analog supply (+2.7V to +3.6V).
28	CLK	Clock input.
27	DGND	Connect to digital ground.
10	DVDD	Digital supply (+2.7V to +3.6V).
20	FSADJ	Full scale current adjust. Use a resistor to ground to adjust full scale output current. Full scale output current = $32 \times V_{FSADJ}/R_{SET}$ .
14, 23	NC	Not internally connected. Recommend no connect.
12, 25	ICOMP, QCOMP	Compensation pin for internal bias generation. Each pin should be individually decoupled to AGND with a 0.1 $\mu$ F capacitor.
1-4, 29-38, 43-48	ID9-ID0, QD9-QD0	Digital data input ports. Bit 9 is most significant bit (MSB) and bit 0 is the least significant bit (LSB).
15, 22	IOUTA, QOUTA	Current outputs of the device. Full scale output current is achieved when all input bits are set to binary 1.
16, 21	IOUTB, QOUTB	Complementary current outputs of the device. Full scale output current is achieved on the complementary outputs when all input bits are set to binary 0.
17	REFIO	Reference voltage input if Internal reference is disabled. The internal reference is not intended to drive an external load. Use 0.1 $\mu$ F cap to ground when internal reference is enabled.
18	REFLO	Connect to analog ground to enable internal 1.2V reference or connect to AVDD to disable internal reference.
5-8, 39-42	NC	No connect (NC). Not internally connected. No termination required, may be used for device migration to higher resolution DACs.
9	SLEEP	Connect to digital ground or leave floating for normal operation. Connect to DVDD for sleep mode.

**Absolute Maximum Ratings**

Digital Supply Voltage DV <sub>DD</sub> to DGND	+3.6V
Analog Supply Voltage AV <sub>DD</sub> to AGND	+3.6V
Grounds, AGND TO DGND	-0.3V to +0.3V
Digital Input Voltages (DATA, CLK, SLEEP)	DV <sub>DD</sub> + 0.3V
Reference Input Voltage Range	AV <sub>DD</sub> + 0.3V
Analog Output Current (I <sub>OUT</sub> )	24mA

**Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> (°C/W)
LQFP Package	70
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C

**Operating Conditions**

Temperature Range . . . . . -40°C to 85°C

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

**NOTE:**

1. θ<sub>JA</sub> is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications** AV<sub>DD</sub> = DV<sub>DD</sub> = +3.3V, V<sub>REF</sub> = Internal 1.2V, I<sub>OUTFS</sub> = 20mA, T<sub>A</sub> = 25°C for All Typical Values

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = -40°C TO 85°C			UNITS
		MIN	TYP	MAX	
<b>SYSTEM PERFORMANCE</b>					
Resolution		10	-	-	Bits
Integral Linearity Error, INL	"Best Fit" Straight Line (Note 8)	-0.5	±0.1	+0.5	LSB
Differential Linearity Error, DNL	(Note 8)	-0.5	±0.1	+0.5	LSB
Offset Error, I <sub>OS</sub>	I <sub>OUTA</sub> (Note 8)	-0.006		+0.006	% FSR
Offset Drift Coefficient	(Note 8)	-	0.1	-	ppm FSR/°C
Full Scale Gain Error, FSE	With External Reference (Notes 2, 8)	-3	±0.5	+3	% FSR
	With Internal Reference (Notes 2, 8)	-3	±0.5	+3	% FSR
Full Scale Gain Drift	With External Reference (Note 8)	-	±50	-	ppm FSR/°C
	With Internal Reference (Note 8)	-	±100	-	ppm FSR/°C
Crosstalk	f <sub>CLK</sub> = 100MSPS, f <sub>OUT</sub> = 10MHz	-	83	-	dB
	f <sub>CLK</sub> = 100MSPS, f <sub>OUT</sub> = 40MHz	-	74	-	dB
	f <sub>CLK</sub> = 260MSPS, f <sub>OUT</sub> = 40.4MHz	-	73	-	dB
Gain Matching Between Channels (DC Measurement)	As a percentage of Full Scale Range	-1.6	0.6	+1.6	% FSR
	In dB Full Scale Range	-0.14	0.05	+0.14	dB FSR
Full Scale Output Current, I <sub>FS</sub>		2	20	22	mA
Output Voltage Compliance Range	(Note 3)	-1.0	-	1.25	V
<b>DYNAMIC CHARACTERISTICS</b>					
Maximum Clock Rate, f <sub>CLK</sub>		260	300	-	MHz
Output Rise Time	Full Scale Step	-	1	-	ns
Output Fall Time	Full Scale Step	-	1	-	ns
Output Capacitance		-	5	-	pF
Output Noise	I <sub>OUTFS</sub> = 20mA	-	50	-	pA/√Hz
	I <sub>OUTFS</sub> = 2mA	-	30	-	pA/√Hz

# ISL5727

## Electrical Specifications $V_{DD} = DV_{DD} = +3.3V$ , $V_{REF} = \text{Internal } 1.2V$ , $I_{OUTFS} = 20mA$ , $T_A = 25^\circ C$ for All Typical Values (Continued)

PARAMETER	TEST CONDITIONS	$T_A = -40^\circ C \text{ TO } 85^\circ C$			UNITS
		MIN	TYP	MAX	
<b>AC CHARACTERISTICS</b> (Using Figure 13 with $R_{DIFF} = 50\Omega$ and $R_{LOAD} = 50\Omega$ , Full Scale Output = -2.5dBm)					
Spurious Free Dynamic Range, SFDR Within a Window	$f_{CLK} = 210MSPS$ , $f_{OUT} = 80.8MHz$ , 30MHz Span (Notes 4, 8)	-	71	-	dBc
	$f_{CLK} = 210MSPS$ , $f_{OUT} = 40.4MHz$ , 30MHz Span (Notes 4, 8)	-	75	-	dBc
	$f_{CLK} = 130MSPS$ , $f_{OUT} = 20.2MHz$ , 20MHz Span (Notes 4, 8)	-	77	-	dBc
Spurious Free Dynamic Range, SFDR to Nyquist ( $f_{CLK}/2$ )	$f_{CLK} = 260MSPS$ , $f_{OUT} = 80.8MHz$ (Notes 4, 8)	-	52	-	dBc
	$f_{CLK} = 260MSPS$ , $f_{OUT} = 40.4MHz$ (Notes 4, 8)	-	62	-	dBc
	$f_{CLK} = 260MSPS$ , $f_{OUT} = 20.2MHz$ (Notes 4, 8)	-	64	-	dBc
	$f_{CLK} = 210MSPS$ , $f_{OUT} = 80.8MHz$ (Notes 4, 8)	-	52	-	dBc
	$f_{CLK} = 210MSPS$ , $f_{OUT} = 40.4MHz$ (Notes 4, 8, 10)	-	62	-	dBc
	$f_{CLK} = 200MSPS$ , $f_{OUT} = 20.2MHz$ , $T = 25^\circ C$ (Notes 4, 8)	58	64	-	dBc
	$f_{CLK} = 200MSPS$ , $f_{OUT} = 20.2MHz$ , $T = -40^\circ C \text{ to } 85^\circ C$ (Notes 4, 8)	56	-	-	dBc
	$f_{CLK} = 130MSPS$ , $f_{OUT} = 50.5MHz$ (Notes 4, 8)	-	55	-	dBc
	$f_{CLK} = 130MSPS$ , $f_{OUT} = 40.4MHz$ (Notes 4, 8)	-	60	-	dBc
	$f_{CLK} = 130MSPS$ , $f_{OUT} = 20.2MHz$ (Notes 4, 8)	-	68	-	dBc
	$f_{CLK} = 130MSPS$ , $f_{OUT} = 10.1MHz$ , $T = -40^\circ C \text{ to } 85^\circ C$ (Notes 4, 8)	65	70	-	dBc
	$f_{CLK} = 130MSPS$ , $f_{OUT} = 5.05MHz$ (Notes 4, 8)	-	75	-	dBc
	$f_{CLK} = 100MSPS$ , $f_{OUT} = 40.4MHz$ (Notes 4, 8)	-	58	-	dBc
	$f_{CLK} = 80MSPS$ , $f_{OUT} = 30.3MHz$ (Notes 4, 8)	-	61	-	dBc
	$f_{CLK} = 80MSPS$ , $f_{OUT} = 20.2MHz$ (Notes 4, 8)	-	68	-	dBc
	$f_{CLK} = 80MSPS$ , $f_{OUT} = 10.1MHz$ (Notes 4, 8, 10)	-	70	-	dBc
	$f_{CLK} = 80MSPS$ , $f_{OUT} = 5.05MHz$ (Notes 4, 8)	-	74	-	dBc
	$f_{CLK} = 50MSPS$ , $f_{OUT} = 20.2MHz$ (Notes 4, 8)	-	64	-	dBc
	$f_{CLK} = 50MSPS$ , $f_{OUT} = 10.1MHz$ (Notes 4, 8)	-	72	-	dBc
	$f_{CLK} = 50MSPS$ , $f_{OUT} = 5.05MHz$ (Notes 4, 8)	-	75	-	dBc
Spurious Free Dynamic Range, SFDR in a Window with Eight Tones	$f_{CLK} = 210MSPS$ , $f_{OUT} = 28.3MHz \text{ to } 45.2MHz$ , 2.1MHz Spacing, 50MHz Span (Notes 4, 8, 10)	-	63	-	dBc
	$f_{CLK} = 130MSPS$ , $f_{OUT} = 17.5MHz \text{ to } 27.9MHz$ , 1.3MHz Spacing, 35MHz Span (Notes 4, 8)	-	64	-	dBc
	$f_{CLK} = 80MSPS$ , $f_{OUT} = 10.8MHz \text{ to } 17.2MHz$ , 811kHz Spacing, 15MHz Span (Notes 4, 8)	-	70	-	dBc
	$f_{CLK} = 50MSPS$ , $f_{OUT} = 6.7MHz \text{ to } 10.8MHz$ , 490kHz Spacing, 10MHz Span (Notes 4, 8)	-	71	-	dBc
Spurious Free Dynamic Range, SFDR in a Window with EDGE or GSM	$f_{CLK} = 78MSPS$ , $f_{OUT} = 11MHz$ , in a 20MHz Window, RBW = 30kHz (Notes 4, 8, 10)	-	83	-	dBc
Adjacent Channel Power Ratio, ACPR with UMTS	$f_{CLK} = 76.8MSPS$ , $f_{OUT} = 19.2MHz$ , RBW = 30kHz (Notes 4, 8, 10)	-	65	-	dB
<b>VOLTAGE REFERENCE</b>					
Internal Reference Voltage, $V_{FSADJ}$	Pin 20 Voltage with Internal Reference	1.2	1.23	1.3	V
Internal Reference Voltage Drift		-	$\pm 40$	-	ppm/ $^\circ C$
Internal Reference Output Current Sink/Source Capability	Reference is not intended to drive an external load	-	0	-	$\mu A$
Reference Input Impedance		-	1	-	$M\Omega$
Reference Input Multiplying Bandwidth	(Note 8)	-	1.0	-	MHz


**Electrical Specifications**  $V_{DD} = DV_{DD} = +3.3V$ ,  $V_{REF} = \text{Internal } 1.2V$ ,  $I_{OUTFS} = 20mA$ ,  $T_A = 25^\circ C$  for All Typical Values (Continued)

PARAMETER	TEST CONDITIONS	$T_A = -40^\circ C \text{ TO } 85^\circ C$			UNITS
		MIN	TYP	MAX	
<b>DIGITAL INPUTS</b> D9-D0, CLK					
Input Logic High Voltage with 3.3V Supply, $V_{IH}$	(Note 3)	2.3	3.3	-	V
Input Logic Low Voltage with 3.3V Supply, $V_{IL}$	(Note 3)	-	0	1.0	V
Sleep Input Current, $I_{IH}$		-25	-	+25	$\mu A$
Input Logic Current, $I_{IH}, I_L$		-20	-	+20	$\mu A$
Clock Input Current, $I_{IH}, I_L$		-10	-	+10	$\mu A$
Digital Input Capacitance, $C_{IN}$		-	3	-	pF
<b>TIMING CHARACTERISTICS</b>					
Data Setup Time, $t_{SU}$	See Figure 15	-	1.5	-	ns
Data Hold Time, $t_{HLD}$	See Figure 15	-	1.5	-	ns
Propagation Delay Time, $t_{PD}$	See Figure 15	-	1	-	Clock Period
CLK Pulse Width, $t_{PW1}, t_{PW2}$	See Figure 15 (Note 3)	2	-	-	ns
<b>POWER SUPPLY CHARACTERISTICS</b>					
$AV_{DD}$ Power Supply	(Note 9)	2.7	3.3	3.6	V
$DV_{DD}$ Power Supply	(Note 9)	2.7	3.3	3.6	V
Analog Supply Current ( $I_{AVDD}$ )	3.3V, $I_{OUTFS} = 20mA$	-	60	62	mA
	3.3V, $I_{OUTFS} = 2mA$	-	24	-	mA
Digital Supply Current ( $I_{DVDD}$ )	3.3V (Note 5)	-	11	15	mA
	3.3V (Note 6)	-	17	21	mA
Supply Current ( $I_{AVDD}$ ) Sleep Mode	3.3V, $I_{OUTFS} = \text{Don't Care}$	-	5	-	mA
Power Dissipation	3.3V, $I_{OUTFS} = 20mA$ (Note 5)	-	233	255	mW
	3.3V, $I_{OUTFS} = 20mA$ (Note 6)	-	253	274	mW
	3.3V, $I_{OUTFS} = 20mA$ (Note 7)	-	275	-	mW
	3.3V, $I_{OUTFS} = 2mA$ (Note 5)	-	115	-	mW
Power Supply Rejection	Single Supply (Note 8)	-0.125	-	+0.125	%FSR/V


NOTES:

- Gain Error measured as the error in the ratio between the full scale output current and the current through  $R_{SET}$  (typically  $625\mu A$ ). Ideally the ratio should be 32.
- Parameter guaranteed by design or characterization and not production tested.
- Spectral measurements made with differential transformer coupled output and no external filtering. For multitone testing, the same pattern was used at different clock rates, producing different output frequencies but at the same ratio to the clock rate.
- Measured with the clock at 130MSPS and the output frequency at 10MHz.
- Measured with the clock at 200MSPS and the output frequency at 20MHz.
- Measured with the clock at 260MSPS and the output frequency at 40.4MHz.
- See *Definition of Specifications*.
- Recommended operation is from 3.0V to 3.6V. Operation below 3.0V is possible with some degradation in spectral performance. Reduction in analog output current may be necessary to maintain spectral performance.
- See *Typical Performance* plots.


**Typical Performance** (+3.3V Supply, Using Figure 13 with  $R_{DIFF} = 100\Omega$  and  $R_{LOAD} = 50\Omega$ )




**FIGURE 1. EDGE AT 11MHz, 78MSPS CLOCK**  
(83+dBc @  $\Delta f = +6$ MHz)




**FIGURE 2. EDGE AT 11MHz, 78MSPS CLOCK**  
(75dBc - NYQUIST, 6dB PAD)




**FIGURE 3. GSM AT 11MHz, 78MSPS CLOCK**  
(86+dBc @  $\Delta f = +6$ MHz, 3dB PAD)



**FIGURE 4. GSM AT 11MHz, 78MSPS CLOCK**  
(78dBc - NYQUIST, 9dB PAD)




**FIGURE 5. FOUR EDGE CARRIERS AT 12.4–15.6MHz,**  
800kHz SPACING, 78MSPS (67dBc - 20MHz WINDOW)




**FIGURE 6. FOUR GSM CARRIERS AT 12.4–15.6MHz,**  
78MSPS (71dBc - 20MHz WINDOW, 6dB PAD)




**Typical Performance** (+3.3V Supply, Using Figure 13 with  $R_{DIFF} = 100\Omega$  and  $R_{LOAD} = 50\Omega$ ) (Continued)




**FIGURE 7. UMTS AT 19.2MHz, 76.8MSPS (65dB 1st ACPR, 64dB 2nd ACPR)**




**FIGURE 8. ONE TONE AT 10.1MHz, 80MSPS CLOCK (71dBc - NYQUIST, 6dB PAD)**




**FIGURE 9. ONE TONE AT 40.4MHz, 210MSPS CLOCK (61dBc - NYQUIST, 6dB PAD)**



**FIGURE 10. EIGHT TONES (CREST FACTOR = 8.9) AT 37MHz, 210MSPS CLOCK, 2.1MHz SPACING (64dBc - NYQUIST)**



**FIGURE 11. TWO TONES (CF = 6) AT 8.5MHz, 50MSPS CLOCK, 500kHz SPACING (80dBc - 10MHz WINDOW, 6dB PAD)**



**FIGURE 12. FOUR TONES (CF = 8.1) AT 14MHz, 80MSPS CLOCK, 800kHz SPACING (70dBc - NYQUIST, 6dB PAD)**

## Definition of Specifications

**Adjacent Channel Power Ratio, ACPR**, is the ratio of the average power in the adjacent frequency channel (or offset) to the average power in the transmitted frequency channel.

**Crosstalk**, is the measure of the channel isolation from one DAC to the other. It is measured by generating a sinewave in one DAC while the other DAC is clocked with a static input, and comparing the output power of each DAC at the frequency generated.

**Differential Linearity Error, DNL**, is the measure of the step size output deviation from code to code. Ideally the step size should be one LSB. A DNL specification of one LSB or less guarantees monotonicity.

**EDGE, Enhanced Data for Global Evolution**, a TDMA standard for cellular applications which uses 200kHz BW, 8-PSK modulated carriers.

**Full Scale Gain Drift**, is measured by setting the data inputs to be all logic high (all 1s) and measuring the output voltage through a known resistance as the temperature is varied from  $T_{MIN}$  to  $T_{MAX}$ . It is defined as the maximum *deviation* from the *value* measured at room temperature to the *value* measured at either  $T_{MIN}$  or  $T_{MAX}$ . The units are ppm of FSR (full scale range) per °C.

**Full Scale Gain Error**, is the error from an ideal ratio of 32 between the output current and the full scale adjust current (through  $R_{SET}$ ).

**Gain Matching**, is a measure of the full scale amplitude match between the I and Q channels given the same input pattern. It is typically measured with all 1s at the input to both channels, and the full scale output voltage developed into matching loads is compared for the I and Q outputs.

**GSM, Global System for Mobile Communication**, a TDMA standard for cellular applications which uses 200kHz BW, GMSK modulated carriers.

**Integral Linearity Error, INL**, is the measure of the worst case point that deviates from a best fit straight line of data values along the transfer curve.

**Internal Reference Voltage Drift**, is defined as the maximum *deviation* from the *value* measured at room temperature to the *value* measured at either  $T_{MIN}$  or  $T_{MAX}$ . The units are ppm per °C.

**Offset Drift**, is measured by setting the data inputs to all logic low (all 0s) and measuring the output voltage at IOUTA through a known resistance as the temperature is varied from  $T_{MIN}$  to  $T_{MAX}$ . It is defined as the maximum *deviation* from the *value* measured at room temperature to the *value* measured at either  $T_{MIN}$  or  $T_{MAX}$ . The units are ppm of FSR (full scale range) per degree °C.

**Offset Error**, is measured by setting the data inputs to all logic low (all 0s) and measuring the output voltage of IOUTA

through a known resistance. Offset error is defined as the maximum *deviation* of the IOUTA output current from a value of 0mA.

**Output Voltage Compliance Range**, is the voltage limit imposed on the output. The output impedance should be chosen such that the voltage developed does not violate the compliance range.

**Power Supply Rejection**, is measured using a single power supply. The nominal supply voltage is varied  $\pm 10\%$  and the change in the DAC full scale output is noted.

**Reference Input Multiplying Bandwidth**, is defined as the 3dB bandwidth of the voltage reference input. It is measured by using a sinusoidal waveform as the external reference with the digital inputs set to all 1s. The frequency is increased until the amplitude of the output waveform is 0.707 (-3dB) of its original value.

**Spurious Free Dynamic Range, SFDR**, is the amplitude difference from the fundamental signal to the largest harmonically or non-harmonically related spur within the specified frequency window.

**Total Harmonic Distortion, THD**, is the ratio of the RMS value of the fundamental output signal to the RMS sum of the first five harmonic components.

**UMTS, Universal Mobile Telecommunications System**, a W-CDMA standard for cellular applications which uses 3.84MHz modulated carriers.

## Detailed Description

The ISL5727 is a dual 10-bit, current out, CMOS, digital to analog converter. The maximum update rate is at least 260+MSPS and can be powered by a single power supply in the recommended range of +3.0V to +3.6V. It consumes less than 125mW of power per channel when using a +3.3V supply, the maximum 20mA of output current, and the data switching at 210MSPS. The architecture is based on a segmented current source arrangement that reduces glitch by reducing the amount of current switching at any one time. In previous architectures that contained all binary weighted current sources or a binary weighted resistor ladder, the converter might have a substantially larger amount of current turning on and off at certain, worst-case transition points such as midscale and quarter scale transitions. By greatly reducing the amount of current switching at these major transitions, the overall glitch of the converter is dramatically reduced, improving settling time, transient problems, and accuracy.

### Digital Inputs and Termination

The ISL5727 digital inputs are formatted as offset binary and guaranteed to 3V LVCMOS levels. The internal register is updated on the rising edge of the clock. To minimize reflections, proper termination should be implemented. If the lines driving the clock and the digital inputs are long 50 $\Omega$

lines, then 50Ω termination resistors should be placed as close to the converter inputs as possible connected to the digital ground plane (if separate grounds are used). These termination resistors are not likely needed as long as the digital waveform source is within a few inches of the DAC. For pattern drivers with very high speed edge rates, it is recommended that the user consider series termination (50-200Ω) prior to the DAC's inputs in order to reduce the amount of noise.

### Power Supply

Separate digital and analog power supplies are recommended. The allowable supply range is +2.7V to +3.6V. The recommended supply range is +3.0 to 3.6V (nominally +3.3V) to maintain optimum SFDR. However, operation down to +2.7V is possible with some degradation in SFDR. Reducing the analog output current can help the SFDR at +2.7V. The SFDR values stated in the table of specifications were obtained with a +3.3V supply.

### Ground Planes

Separate digital and analog ground planes should be used. All of the digital functions of the device and their corresponding components should be located over the digital ground plane and terminated to the digital ground plane. The same is true for the analog components and the analog ground plane.

### Noise Reduction

To minimize power supply noise, 0.1μF capacitors should be placed as close as possible to the converter's power supply pins, AV<sub>DD</sub> and DV<sub>DD</sub>. Also, the layout should be designed using separate digital and analog ground planes and these capacitors should be terminated to the digital ground for DV<sub>DD</sub> and to the analog ground for AV<sub>DD</sub>. Additional filtering of the power supplies on the board is recommended.

### Voltage Reference

The internal voltage reference of the device has a nominal value of +1.23V with a ±40ppm/°C drift coefficient over the full temperature range of the converter. It is recommended that a 0.1μF capacitor be placed as close as possible to the REFIO pin, connected to the analog ground. The REFLO pin selects the reference. The internal reference can be selected if REFLO is tied low (ground). If an external reference is desired, then REFLO should be tied high (the analog supply voltage) and the external reference driven into REFIO. The full scale output current of the converter is a function of the voltage reference used and the value of R<sub>SET</sub>. I<sub>OUT</sub> should be within the 2mA to 22mA range, though operation below 2mA is possible, with performance degradation.

If the internal reference is used, V<sub>FSADJ</sub> will equal approximately 1.2V. If an external reference is used, V<sub>FSADJ</sub> will equal the external reference. The calculation for I<sub>OUT</sub> (Full Scale) is:

$$I_{OUT}(\text{Full Scale}) = (V_{FSADJ}/R_{SET}) \times 32.$$

If the full scale output current is set to 20mA by using the internal voltage reference (1.23V) and a 1.91kΩ R<sub>SET</sub> resistor, then the input coding to output current will resemble the following:

**TABLE 1. INPUT CODING vs OUTPUT CURRENT WITH INTERNAL REFERENCE (1.23V TYP) AND R<sub>SET</sub> = 1.91kΩ**

INPUT CODE (D9-D0)	IOUTA (mA)	IOUTB (mA)
11 1111 1111	20.6	0
10 0000 0000	10.3	10.3
00 0000 0000	0	20.6

### Analog Output

IOUTA and IOUTB are complementary current outputs. The sum of the two currents is always equal to the full scale output current minus one LSB. If single ended use is desired, a load resistor can be used to convert the output current to a voltage. It is recommended that the unused output be either grounded or equally terminated. The voltage developed at the output must not violate the output voltage compliance range of -1.0V to 1.25V. R<sub>OUT</sub> (the impedance loading each current output) should be chosen so that the desired output voltage is produced in conjunction with the output full scale current. If a known line impedance is to be driven, then the output load resistor should be chosen to match this impedance. The output voltage equation is:

$$V_{OUT} = I_{OUT} \times R_{OUT}.$$

The most effective method for reducing the power consumption is to reduce the analog output current, which dominates the supply current. The maximum recommended output current is 20mA.

### Differential Output

IOUTA and IOUTB can be used in a differential-to-single-ended arrangement to achieve better harmonic rejection. With R<sub>DIFF</sub> = 50Ω and R<sub>LOAD</sub> = 50Ω, the circuit in Figure 13 will provide a 500mV (-2.5dBm) signal at the output of the transformer if the full scale output current of the DAC is set to 20mA (used for the electrical specifications table). Values of R<sub>DIFF</sub> = 100Ω and R<sub>LOAD</sub> = 50Ω were used for the typical performance curves to increase the output power and the dynamic range. The center tap in Figure 13 must be grounded.

In the circuit in Figure 14, the user is left with the option to ground or float the center tap. The DC voltage that will exist at either IOUTA or IOUTB if the center tap is floating is I<sub>OUTDC</sub> × (R<sub>A</sub>/R<sub>B</sub>) V because R<sub>DIFF</sub> is DC shorted by the transformer. If the center tap is grounded, the DC voltage is 0V. Recommended values for the circuit in Figure 14 are R<sub>A</sub> = R<sub>B</sub> = 50Ω, R<sub>DIFF</sub> = 100Ω, assuming R<sub>LOAD</sub> = 50Ω. The performance of Figure 13 and Figure 14 is basically the same, however leaving the center tap of Figure 14 floating allows the circuit to find a more balanced virtual ground,

theoretically improving the even order harmonic rejection, but likely reducing the signal swing available due to the output voltage compliance range limitations.




FIGURE 13. OUTPUT LOADING FOR DATASHEET MEASUREMENTS

$R_{EQ} = 0.5 \times (R_{LOAD} // R_{DIFF} // R_A)$ , WHERE  $R_A = R_B$   
AT EACH OUTPUT




FIGURE 14. ALTERNATIVE OUTPUT LOADING

**Propagation Delay**

The converter requires two clock rising edges for data to be represented at the output. Each rising edge of the clock captures the present data word and outputs the previous data. The propagation delay is therefore 1/CLK, plus <2ns of processing. See Figure 15.

**Test Service**

Intersil offers customer-specific testing of converters with a service called Testdrive. To submit a request, fill out the Testdrive form at [www.intersil.com/testdrive](http://www.intersil.com/testdrive). Or, send a request to the technical support center.

**Timing Diagram**





FIGURE 15. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM

Thin Plastic Quad Flatpack Packages (LQFP)



**Q48.7x7A (JEDEC MS-026BBC ISSUE B)**  
48 LEAD THIN PLASTIC QUAD FLATPACK PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.062	-	1.60	-
A1	0.002	0.005	0.05	0.15	-
A2	0.054	0.057	1.35	1.45	-
b	0.007	0.010	0.17	0.27	6
b1	0.007	0.009	0.17	0.23	-
D	0.350	0.358	8.90	9.10	3
D1	0.272	0.280	6.90	7.10	4, 5
E	0.350	0.358	8.90	9.10	3
E1	0.272	0.280	6.90	7.10	4, 5
L	0.018	0.029	0.45	0.75	-
N	48		48		7
e	0.020 BSC		0.50 BSC		-

Rev. 2 1/99

NOTES:

- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- All dimensions and tolerances per ANSI Y14.5M-1982.
- Dimensions D and E to be determined at seating plane [-C-].
- Dimensions D1 and E1 to be determined at datum plane [-H-].
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm (0.010 inch) per side.
- Dimension b does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08mm (0.003 inch).
- "N" is the number of terminal positions.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.  
Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)